Controllable doping and wrap-around contacts to electrolessly etched silicon nanowire arrays.

نویسندگان

  • Jyothi S Sadhu
  • Hongxiang Tian
  • Timothy Spila
  • Junhwan Kim
  • Bruno Azeredo
  • Placid Ferreira
  • Sanjiv Sinha
چکیده

Top-down electroless chemical etching enables non-lithographic patterning of wafer-scale nanostructured arrays, but the etching on highly doped wafers produces porous structures. The lack of defect-free nanostructures at desired doping and the difficulties in forming reliable electrical side-contacts to the nanostructure arrays limits their integration into high performance nanoelectronics. We developed a barrier layer diffusion technique to controllably dope wafer-scale silicon nanowire arrays (10(17)-10(20) cm(-3)) produced by chemically etching lightly doped silicon wafers. In order to achieve low resistance top-side electrical contacts to the arrays, we developed a two step tip-doping procedure to locally dope the tips (∼10(20) cm(-3)) to metallic levels. The dopant concentration is characterized by depth profiling using secondary ion mass spectroscopy and four-point probe electrical measurements. Further, array scale electrical measurements show that the tip-doping lowers the specific contact resistivity (∼10(-5) Ω cm(2)) since the metallic tips enable direct tunneling of electrons across the nickel silicide contacts to the nanowire arrays. This work provides a scalable and cost-effective doping approach to control charge injection and charge conduction in nanowire arrays, thus advancing their integration into various device applications.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Mobility and transverse electric field effects in channel conduction of wrap-around-gate nanowire MOSFETs

The current conduction process through a nanowire wrap-around-gate,B50nm channel diameter, silicon MOSFET has been investigated and compared with a B2mm wide slab, B200nm thick silicon (SOI) top-only-gate planarMOSFETwith otherwise similar doping profiles, gate length and gate oxide thickness. The experimental characteristics of the nanowire and planar MOSFETs were compared with theoretical sim...

متن کامل

Mobility and transverse electric field effects in channel conduction of wrap-around-gate nanowire MOSFETs - Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and

The current conduction process through a nanowire wrap-around-gate,B50nm channel diameter, silicon MOSFET has been investigated and compared with a B2mm wide slab, B200nm thick silicon (SOI) top-only-gate planarMOSFETwith otherwise similar doping profiles, gate length and gate oxide thickness. The experimental characteristics of the nanowire and planar MOSFETs were compared with theoretical sim...

متن کامل

The fabrication of large-scale sub-10-nm core-shell silicon nanowire arrays

A combination of template-assisted metal catalytic etching and self-limiting oxidation has been successfully implemented to yield core-shell silicon nanowire arrays with inner diameter down to sub-10 nm. The diameter of the polystyrene spheres after reactive ion etching and the thickness of the deposited Ag film are both crucial for the removal of the polystyrene spheres. The mean diameter of t...

متن کامل

Vertical Silicon Nanowire Arrays for Gas Sensing

The goal of this research was to fabricate and characterize vertically aligned silicon nanowire gas sensors. Silicon nanowires are very attractive for gas sensing applications and vertically aligned silicon nanowires are preferred over horizontal nanowires for gas sensing due to the high density of nanowire arrays and the increased nanowire surface area per substrate area. However, the developm...

متن کامل

Study the Effect of Silicon Nanowire Length on Characteristics of Silicon Nanowire Based Solar Cells by Using Impedance Spectroscopy

Silicon nanowire (SiNW) arrays were produced by electroless method on polycrystalline Si substrate, in HF/ AgNO3 solution. Although the monocrystalline silicon wafer is commonly utilized as a perfect substrate, polycrystalline silicon as a low cost substrate was used in this work for photovoltaic applications. In order to study the influence of etching time (which affects the SiNWs length) on d...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Nanotechnology

دوره 25 37  شماره 

صفحات  -

تاریخ انتشار 2014